

FIG.5








FIG.6


















FIG.12









FIG.14







FIG.16






FIG.18





FIG.19



<u>38c</u>

FIG.20




FIG.21




FIG.22




FIG.23





FIG.24






FIG.25

FIG.28




FIG.29A




FIG.29B




FIG.29C

FC1
FC2
FC3
FC4
FC5
FC6
OUTPUT YP




FIG.31




FIG.32

DIRECTION OF READING

	FC4	FB4	FA4	FC1	FB1	FA1	R0
	FC5	FB5	FA5	FC2	FB2	FA2	R1 (DELAYED BY 1 STEP CYCLE)
	FC6	FB6	FA6	FC3	FB3	FA3	R2 (DELAYED BY 2 STEP CYCLES)
•	C5	C3	C1	C4	C2	C0	

FIG.33





FIG.34A **INPUT IP** FA1 **DIVIDED** FA2 CIRCUIT FA3 FA4 **DIVIDED** FA5 **CIRCUIT** FA6 **OUTPUT MIP** FIG.34B **INPUT QP** FB1 **DIVIDED** FB2 CIRCUIT FB3 FB4 **DIVIDED** FB5 **CIRCUIT** FB6 **OUTPUT MQP** FIG.34C INPUT MIP FD1 FD2 FD3 **OUTPUT MYP** FIG.34D INPUT MYP INPUT MQP FE₁

FE2 FE3

OUTPUT Z



TIME



비




FIG.36B




FIG.36C



FIG.37

